

Modeling Computation for HW/SW Codesign PACT 2013 Keynote

David J. Kuck Software & Services Group

> Edinburgh Sept. 9, 2013



Outline

- **A. Introduction**
- **B.** Basic Equations
- **C. System Codesign Models**
- **D. Measurement**
- E. Cape Modeling Results
- **F.** Conclusions



Where does HW/SW design stand

- High-tech, successful, well-advanced field
 - Arguably a major technical/business success
- Unlike similar fields: no system equations
 - Formal models: devices, circuits, algorithms, num. anal., ...
 - Intuition: System design, SW design, cost/performance, ...
- Much work on "getting the right balance"
 - What is "right balance," how is it defined?
 - How do we get there from here?
 - There is no foundation of global procedures.
- There are several ways to study these gaps
 - How to use computers better to design computer systems?

Goal: HW/SW Codesign Methodology that handles all of this

3 Steps from Basic Codesign Theory

- Start with a basic codesign theory
 - See codesign section; then \rightarrow
- 1. Build a *model+optimization* tool: solve toy problems
 - Done and validated on minimal real data
 - Fast simulation or constrained optimal system design
- 2. Measure real machines
 - SW/HW measurement of many nodes in process
 - Vector access and processing
 - Memory hierarchy levels
 - Parallelism, throughput, clock freq, power, energy
- 3. Model new HW/arch ideas
 - Optimize BW of all nodes for perf/energy
 - Vector, parallel tradeoffs
 - BW and size of cache needed? (e.g. L2=0 ?)



Modeling and Measurement Steps

- Choose HW nodes to match design needs
- Choose SW *phases* with steady-state behavior
- Recognize individually, understand joint behavior
- The above *enables* measurement and modeling
 Physical system reconstruction from modeling results
- Captures details, supports optimization Section C.
- Measurement is a challenge Section D.
 - HW counters are weak, SW methods have been weaker



B. Basic Equations



B.1. Modeling: 4d Codesign Space (w.o. Oper. Cost E)



Electrical dimension: energy via (clock f, V) \rightarrow Operating Cost



A Computation on a System Produces:



Each phase saturates one or more nodes



Computational codesign variable relations

- Independent variables of computation
 - Time (*t*), HW speed (*f*, *V*) abb. (*f*), SW ops (*O*(*D*)) *t*, ops
- Basic dependent variables
 - HW: BW B(f), power $W^{\max}(f)$, $W^{idle}(f)$, $W^{dyn}(f)$ **Power**
 - SW/HW: Computational capacity $C \leq B$ Speed
- Derived dependent variables (mostly HW/SW dependent)
 - HW: Energy/bit = $\gamma_i \left[\frac{w^* s}{b} \right]$
 - Energy: E
 - Relative C saturation: $0 \le \sigma_i^C = C_i / B_i \le 1$
 - Intensity: $C_{i,j} = \mu_{ki,j} C_{k,j}$
 - Quality: E/C

Want linear models, but deal with nonlinearity fite

Balanced nodes, phase balance point





B.3. W and E: Average-power model



 $\gamma_{i,j}^{\kappa}$ [E/b] for node i, phase j, power state *k*, $1 \le k \le s$

Power Equation
$$W_{i,j}^k = \gamma_{i,j}^k C_{i,j}^k + W_i^{kidle}$$

Combine with architecture codesign model



B.4. Modeling Summary: Node Property Eqs.

$$\begin{array}{ll} \textbf{Capacity} \quad 0 \leq C_{i,j} = O_{i,j} \,/\, t_{i,j} \leq B_i^k \,(f,V) \leq B_i^{\max} = \max_k \{C_{i,k}\} -> B_i^{phy} \\ \textbf{Latency} \quad 0 \leq B_i^{-1} = L_i^{\min} \leq L_i = C_i^{-1} \leq L_i^{\max} & \begin{array}{c} \text{Includes} \\ \text{cache miss} \\ \text{time} \end{array} \\ \textbf{4 Local Eqs.} \\ \textbf{node } i, \textbf{phase } j \quad \textbf{Power} \quad 0 \leq W_i = \gamma_i \ C_i \ + W_i^{idle} \leq W_i^{\max} \\ \hline \textbf{Energy} \quad E_{i,j} = W_{i,j} t_{i,j} = \gamma_{i,j} O_{i,j} + W_i^{idle} t_{i,j} \\ \textbf{\bullet Initial Cost} = \sum_j B_j \end{array}$$

3 Global Eqs.

- Performance = $\sum \sum f(C_{i,j})$
- Operating Cost = $\sum \sum E_{i,j}$

above + internode equations = complete set

C. System Codesign Models



B.2. Codesign Examples: 1-phase, 3-node system



For node *i*, phase *j* :

- Computational Capacity = $C_{i, j} \left| \frac{b}{c} \right|$
- Capacity Equation (node *i*): $\begin{bmatrix} C_{i,j} = O_{i,j} / t_{i,j} \\ C_{i,j} = \overline{B}_i & i \text{ saturated} \end{bmatrix}$
- Intensity Equation (nodes *i*,*k*): $C_{i,j} = \mu_{ki,j} C_{k,j}$

How do we systematically increase system performance?

- Focus on saturated node(s)
- Intensity $\mu_{ki,j}$ is **invariant** if SW is not changed (program and data)

Simple design questions follow



Ex.1: Systematically boost syst. perf.?



If $C_{disk,j} = B_{disk}$, increase disk performance:

- Set saturated node BW to desired performance level $\rightarrow \overline{B}_{disk}^{fast}$
- Adjust other nodes accordingly \rightarrow use $C_{cpu,j} = \mu_{disk-cpu,j} C_{disk,j}$

What if performance demand exceeds the fastest cpu or mem available?

Drive toward $B^{waste} = B - C = 0$, subject to discrete node values

Ex.2: Perf. demand > fastest node available?



If $C_{cDU,i}^{goal} > B_{cDU}^{max}$, use parallel cpu model:

Replicate node – parallel processors or memories add BW

•
$$B_{ik}^{parallel} = B_i + B_k$$

Parallel capacities lead to multirate nodes, $C_{cpu,j}^{parallel} \leq 2C_{cpu,j}$

Ex.3: What if disk has latency?



Latency models: transmission, contention, or rotational delay?

- Physical transmission delay constant, function of wire length
 - Serial nodes add reciprocal BWs, nonlinear capacity

$$1/B_{ik}^{sernon-ov} = 1/B_i + 1/B_k$$
 $B_{ik}^{serov} = \min\{B_i, B_k\}$

Variable latencies lead to nonlinear *multirate* nodes

Summary Internode Equations

Local Eqs.

Capacity Intensity :
$$C_{i,j} = \mu_{ki,j} C_{k,j} \rightarrow \mu_{ki,j} \overline{B}_k$$

Parallel supernode $C_{ij}^{parallel} = C_i + C_j$

Serial supernode $1/C_{ij}^{sernon-ov} = 1/C_i + 1/C_j; \quad C_{ij}^{serov} = \min\{C_i, C_j\}$



System of (nodes X phases) inequalities -> Global Codesign



Codesign goals → Capture Complexity: may be nonlinear

D. Measurement: sources, types of data

• Simulator

- RTL level: all details, phase=inst or more, very slow
- Functional: less detail, faster
- Numbers very arch-specific, constrains codesign variations
- Math model, e.g. queueing
 Fast, but localized, and may be architecture constrained

• HW counters

- Very fast, fixed meas. points, quirky (defs tricky, changing)

• Single-valued virtual nodes (details following)

- Combine HW/SW at intuitively useful level
- Flexible, allows various architectural mappings
- Measure via binary instrumentation, nopping, ubenchmarks
- Example: mem-mem vector ops: f(stride, length, ...)

Input assumptions \rightarrow output interpretation

D. Measurement: Decan SW + HW counters



Joint work with Intel Exascale Lab, Paris



Codelet \rightarrow **sv-node** decomposition

Level

Original program → phases Codelet

Macro

Single rate v-node

Properties

Irregularities removed, e.g. alignment, aliasing, ... Significant time, automatically isolatable, similar μ values, ... Mutually exclusive inst. seq., i.e. satisfy time linearity test Similar phy. node execution and memory access, so constant execution rate

Tools list: next foil



SW Tools for sv-node modeling

- Microbenchmarking node $B = \max_{k} \{C_{i,k}\}$
 - Generation tool
- Capacity analysis <*node,phase*> C
 - Maqao: static analysis of assembly code
 - Decan: dynamic analysis of binary code
 - Replace selected instructions, run modified binaries
 - Nopping change, kill, or replace op with nop
 - Destroys semantics, but gets accurate Capacity values
- Intel Exascale Lab W. Jalby, Versailles

Tools for Application Characterization



Decan: Magma Codelet Behavior (2)



E. Cape Modeling Results

1. Recommender

- Select best system from list of designs

2. Simulation

- Explore design space

3. Optimal codesign

Best C/E for SW workload and HW constraints

Cape implemented by David Wong, Intel

E1. System Behavior – Quality Objectives

- *D*-Stability(unicore, *perf range*, *Data range*)
- *f*-Scalability(*freq*, *D*) [*D*-range vs. *f*]
- *p*-Speedup(*proc*, *D*) [how many cores/chip?]
- Energy, Energy efficiency, Power, ... [many questions]
- Cost initial, operating [how do we define?]
- Combinations of the above [how do we define?]
 - Depending on system type
 - Server, laptop, handheld, ...

Goal: HW/SW codesign methodology that handles all of this, to maintain contracts with ISVs, OEMs, & end users

E.2 Capacity-based Recommender System

- When a user asks about purchasing a new system
 - Current websites give extensive lists, little insight
 - Reco tool recommends top choices
 - Perf ranking among user's options
 - Explains why chosen, based on current SW apps
 - v-nodes represent user-specific HW/SW combinations
- OEM customer-support program feature
 - Anonymously measuring 8M users continuously
 - Run "capacity model" periodically on user's system
- System model constrained
 - Apps include all processes running: 1 sec. samples
 - Increasing HW nodes selectable

Apps usage of system?: Users/OEMs don't understand

Simulation Example: 2 NR Codelets

• Which has good or bad: Stab[D]<2, Scal[f,D] Sp[D]?

Codelet 1: Sp(4), Sf(2x) vs. D

Codelet 2: Svdcmp_11_dp_sse

31

Quality Results

5 phase (mixed Isi & fpi sat) – 35 node simulation

Example: 2X flops, .7 BW L2, 5X arith & L1

Problem

• 5 codelet workload: 3 proc bound, 2 mem bound

Attempt to cut BW L2 while doubling perf

BW	Sc+	Sc*	Sc/	v /	Ls	Lsse	Ss	Ssse	L2 r/w	L3 r/w	Agg flops
Orig	.06	.06	.04		.11	.44	.06	.44	10.2	6.0	.32
Design	.26	.19	1	6	.34	2.3	.26	2.86	7.2	11.1	.63
Ratio	4x			Óx	3x	5x	4x	бх	<mark>.7x</mark>	2x	2x

Preliminary output: node units not normalized

Cape Result (no optimization, 5 min manual search)

- L2 BW cut to .7 original (energy savings) [area vs. size]
- Main cost is 5X arithmetic speed, and register/ L1 access
- Optimization can exploit all such opportunities

This is a typical consequence of *fpi* vs. *Isi* interaction; syst perf vs. node BWs Surface irregularities are hard to predict intuitively.

3. Cape optimal codesign inputs/outputs

• Performance

- Minimal thresholds or step ahead: codesign process input
- Bandwidth used units: input/output

• Costs

- Initial cost = BW needs, operating cost = E etc.: input/output
- Max limits
- Variable as function of value to buyers of design

• Load

- Defined using *node* $C_{i,j}$, μ , and saturations
- Data sets \rightarrow computation program paths: vary phase weights
- Stability of design
 - How sensitive are perf and cost to load-usage uncertainty?

Whatever is not Input, tool chooses as Output

E. 3 example problems, Cape solutions

- 1. Min *cost*, max *perf* codesign problems
 - a. Analytical models of critical breaks in codesign spaceb. Cape tool for *stable* codesign
- 2. From system set, choose max *perf* (or min *E/C*)
 - a. Recommender system for OEM vendor website
- 3. Codesign energy efficient systems
 - a. Offline phase analysis predicts future

→ online (*f*,*V*) control governor [$B^{waste} \rightarrow 0$]

b. min *E* or min *E*/*C* solutions

Treat measured μ ratios as constants

Deals with complexity that humans cannot

D.1. Solving cost/perf codesign problems (3node X 2phase) example

D1. cont. Sensitivity of Performance to the System

Processor perf vs. B_{m1} , showing 3 perf regions; B_{m2} =.775

Vizualize on surface, understand analytically

Mem BW vs. Perf. Stability?

3-node, 2-phase balance points 🝙

D.3. Power and Energy Objectives

- Design-in low power model: W_i^{idle} , W_i^{max} , γ_i
 - C/E or C/W proportional computing: use W and E efficiency
 Market needs depend relative loading of systems
- Keep instantaneous power < thermal limit
- Run-time energy control (f, V) scaling, DVFS
 - P and C states: C for various idle W levels, P for (f, V) levels
 - Energy and time consumed making transitions
 - Race-to-Idle: only useful if W model is sufficiently poor
 - Conditions easy to state using the model
 - Multiprogramming complications if all cores scale together
- Preprocess apps for phase-level (f,V) self-scaling
 - OS scheduling interactions, depending on (f, V) resolution

3.a Perf vs. Energy for (2x3) model 3 W-states

3.b Network perf results

CPU Frequency *f* [*MHz*]

Packet size \rightarrow system behavior including E(f, V)

Energy efficiency vs. Capacity Rel. Saturation

Multiprogrammed jobs/energy vs. Capacity relative saturation

"Server consolidation" problem

Key benefits of capacity-based codesign

1. Top-down codesign of optimal systems

- Include system-wide interactions
- Mixed fidelity saves modeling effort and simulation time

2. Simultaneous use of all "known" load/BW info

- Overcome human-limiting *complexity* via automatic process
- Capture parameter *uncertainties* via sensitivity analysis

3. Design focused-system families

- Cluster usages partition market by HW needs
- Specialized system-per-market always beats general systems
- System-family codesign softens combinatorial explosion

Fast optimization (coherent data) \rightarrow Codesign results

References

- [JWKA11] William Jalby, et al, *Measuring Computer Performance*, in HPC, Springer, 2011.
- [KFMJ10] Souad Koliai, Fursin, Mosely, Jalby, "DECAN: Decremantal Analysis via Binary Patching, Draft Apr. 2010.
- [Kuck74] D. J. Kuck, "Computer System Capacity Fundamentals," National Bureau of Standards, Technical Note 851, Oct. 1974.
- [KuKu76] D.Kuck, B. Kumar, <u>A system model for computer</u> performance evaluation, SIGMETRICS '76: Proc 1976 ACM SIGMETRICS
- [Kuck78] D.J. Kuck, The Structure of Computers and Computations, Vol. I, John Wiley & Sons, Inc., 1978.
- [Kuck11] DJ Kuck, *Computational Capacity-based Codesign of Computer Systems,* in HPC, Springer, 2011.
- [LiLS08] Lixia Liu et al, "Analyzing memory access intensity in parallel programs on multicore", *Proc. 22nd ACM ICS*, pp. 359-367, June 2008.
- [NPJW13] J. Noudohouenou, et al, Simsys: *A Performance Simulation Framework*, RAPIDO13, 2013, Berlin.

