Towards Automatic Resource Management in Parallel Architectures

Per Stenström

Chalmers University of Technology Sweden



Agenda

- Trends in parallel architectures
- Parallelism management (prog. model->arch.)
- Power management (prog. model->arch.)
- Value locality and cache management
- Concluding remarks







Bad news: Clock frequency will increase slowly at best

Keynote at PACT 2013 in Edinburgh, U.K., September 11, 2013. © Per Stenström

MERS



MERS



- Bad news: Power budget will increase slowly at best
- Power budget: <1W/core!</p>

/IERS



Trends (summary)

- Technology scaling will **continue** (for some time)
- Clock-frequency scaling has slowed down
- Power budget growth has slowed down
- Memory bandwidth growth has slowed down



The Road Forward

- Parallelism (any form) is our only hope
- Power efficiency is a first-order concern
 - Using compute and memory resources efficiently is key

Functionally heterogeneous

-> Heterogeneous multicore architectures

Capability heterogeneous (single ISA)



Challenges Ahead

Significant enhancements of

- Programmability and
- Power efficiency

are needed

(My) thesis:

Both can be addressed with aggressive resource management "under the hood"



Vision: HW/SW Interface in the Multicore Era

Productivity layer (concurrency "agnostic" for productivity programmers)

Efficiency layer (concurrency "aware" for efficiency programmers & compilers)



Keynote at PACT 2013 in Edinburgh, U.K., September 11, 2013. © Per Stenström

MERS

Agenda

- ✓ Trends in parallel architectures
- Parallelism management (prog. model->arch.)
- Power management (prog. model->arch.)
- Value locality and cache management
- Concluding remarks



Programmability



The Four Hard Steps in **Parallel Programming Goal:** Expose concurrency Decomposition 1. Assignment 2. Orchestration 3 **Goal:** Bundle concurrent tasks Mapping 4. into parallel threads **Goal:** Map implementation of parallel **Goal:** Map design to programming model program to architecture primitives (e.g OpenMP, Cilk, etc)



Process	Goal	Difficulties
1. Decomposition	Expose concurrency	Respect dependences



Process	Goal	Difficulties
1. Decomposition	Expose concurrency	Respect dependences
2. Assigment	Bundle concurrent tasks into parallel threads/tasks	Load balancing vs locality and communication



Process	Goal	Difficulties
1. Decomposition	Expose concurrency	Respect dependences
2. Assigment	Bundle concurrent tasks into parallel threads	Load balancing vs locality and communication
3. Orchestration	Map design to programming model	Factor in thread management & synchronization overhead



Process	Goal	Difficulties	
1. Decomposition	Expose concurrency	Respect dependences	Correctness issues
2. Assigment	Bundle concurrent tasks into parallel threads	Load balancing vs locality and communication	
3. Orchestration	Map design to programming model	Factor in thread/ task management & synchronization overhead	Efficiency issues Aim at a
4. Mapping	Map threads/tasks to architecture	Factor in topology (locality and comm.)	moving architecture target



Vision: Parallel Programming

"Productivity" programmers: No parallelism concerns

"Efficiency" programmers 1a. Express concurrency

- 1b. Enforce dependences
- 2. Assignment
- 3. Orchestration
- 4. Mapping

"UNDER THE HOOD" Compiler & runtime support with substantial architecture support

MERS

Vision: HW/SW Interface for Parallelism Management

Productivity layer (concurrency "agnostic" for productivity programmers)

Efficiency layer (concurrency "aware" for efficiency programmers & compilers)



Keynote at PACT 2013 in Edinburgh, U.K., September 11, 2013. © Per Stenström

MERS

Programming Models

Process	Goal	Difficulties	Programming Models
1. Decomposition	Expose concurrency	Respect dependences	StarSS (OpenMP 4.0)
2. Assigment	Bundle concurrent tasks into parallel threads	Load balancing vs locality and communication	Cilk, OpenMP 3.0, TBB, CUDA, OpenCL,
3. Orchestration	Map design to programming model	Factor in thread management & synchronization overhead	OpenMP <3.0
4. Mapping	Map threads to architecture	Factor in topology (locality and comm.)	Pthreads



Task-based Dataflow Prog. Models



#pragma css task output(a)
void TaskA(float a[M][M]);

#pragma css task input(a)
void TaskB(float a[M][M]);

#pragma css task input(a)
void TaskC(float a[M][M]);

- Programmer annotations for task dependences
- Annotations used by run-time for scheduling
- Dataflow task graph constructed dynamially
 Important: Conveys semantic information to run-time for efficient scheduling

Cache Coherence Optimizations

- **Programmability**. Simplifies porting of legacy software by providing a monolithic memory view
- Efficiency. Several concerns:
 - Latency. Indirection of requests through a directory
 - Energy. Inefficient handling of coarse-grain sharing behavior ⇒ useless traffic
 - Resources. Scalability concerns for metadata storage
 Active research area so mitigation is underway





Consumer Prediction



Consumer Prediction Accuracy 1(2)



- Several prod-cons interactions needed to train predictors
- Only few interactions FFT, Sort, and Strassen

Keynote at PACT 2013 in Edinburgh, U.K., September 11, 2013. © Per Stenström

/IERS

Consumer Prediction Accuracy 2(2)



- Low prediction accuracy (<15%)
- Problem: Task-based run-time systems reschedule tasks to improve locality or to load-balance (task stealing)
- Approach: Use semantic information from the scheduler: Cooperative coherence prediction



Other Possible Optimizations

Dependency annotations allow for optimizations with high accuracy (like in message passing)



Vision: HW/SW Interface in the Multicore Era

Productivity layer (concurrency "agnostic" for productivity programmers)

Efficiency layer (concurrency "aware" for efficiency programmers & compilers)



Keynote at PACT 2013 in Edinburgh, U.K., September 11, 2013. © Per Stenström

MERS

Transactional Memory (TM)



Re-execution

- Transactional memory semantics:
 - Atomicity, consistency, and isolation
 - Tx_begin/Tx_end primitives
- Allow for concurrency inside critical sections
- Software implementations too slow
- Hardware implementations complex but have been adopted (IBM Bluegene, Intel Haswell)
- 100s of papers in the open literature; design space fairly well understood

Is the TM abstraction a good idea?



Root Causes of Conflicts in TM



- Essential conflicts stem from inherent communication
- Non-essential conflicts are artifactual and can be avoided

Keynote at PACT 2013 in Edinburgh, U.K., September 11, 2013. © Per Stenström

MERS

Impact of Data Conflicts



- True and false conflicts dominate
- Silent store conflicts are rare and no write-write conflicts

Keynote at PACT 2013 in Edinburgh, U.K., September 11, 2013. © Per Stenström

MERS

Agenda

- ✓ Trends in parallel architectures
- ✓ Parallelism management (prog. model->arch.)
- Power management (prog. model->arch.)
- Value locality and cache management
- Concluding remarks



Power Management

Tasks have different QoS levels

Problem: No way to express it, yet

- If tasks had explicit deadlines and known running times as a function of architectural resources, we could do significantly better in power management
- Need advancement across layers: (prog model, compiler, run-time, architecture)

Capability heterogeneous (single ISA) Functionally heterogeneous





MERS

Vision: HW/SW Interface in the Multicore Era

Productivity layer (concurrency "agnostic" for productivity programmers)

Efficiency layer (concurrency "aware" for efficiency programmers & compilers)



Keynote at PACT 2013 in Edinburgh, U.K., September 11, 2013. © Per Stenström

MERS

Agenda

- ✓ Trends in parallel architectures
- ✓ Parallelism management (prog. model->arch.)
- Value locality and cache management
- Concluding remarks



Agenda

- ✓ Trends in parallel architectures
- ✓ Parallelism management (prog. model->arch.)
- ✓ Power management (prog. model->arch.)
- Value locality and cache management
- Concluding remarks



Memory Hierachies are Inefficient

Performance

- Processor/memory speed-gap is increasing
- Off-chip memory bandwidth does not scale

Power

- Significant portion is spent in mem. hierarchy

Resource usage

- Cache (memory) resources are used inefficiently

Major source of inefficiency: value replication



Value Locality

Observation:

- A value is typically replicated across many locations



Potential compression ratio: ~ 32X

CHALMERS

Columbus and Huffman (unfairly) got Credit for Viking Discoveries













Potential of Huffman Cache Compression



- Compression Factor (CF) = data store(conv)/ mapping
- > 5X on average

Keynote at PACT 2013 in Edinburgh, U.K., September 11, 2013. © Per Stenström

ERS



- Applied to last-level cache (LLC)
- Two main processes
 - Sample: To establish value frequency
 - Compress: Apply Huffman coding to cache content

CHALMERS

Compression Ratio



- FPC and BDI yield around 1.5X compression
- Huffman yields a compression ratio of 2.2X

CHALMERS

Speedup



 Huff – 3X does always better than BL1 and almost as well as BL2 (2X larger cache)

Agenda

- ✓ Trends in parallel architectures
- ✓ Parallelism management (prog. model->arch.)
- ✓ Value locality and cache management
- Concluding remarks



Concluding Remarks

- Big challenges ahead
 - Programmability
 - Power management
- Linking information across layers is key to
 - Enhance programmability
 - Use resources effectively



Thank you!

Questions?

